

EV368629866

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

Apparatus and Method for Generating Clock Signals

Inventors:

Benedict C. Lau

Stefanos Sidiropoulos

ATTORNEY'S DOCKET NO. RB1-004USC2

RELATED APPLICATIONS

This application is a continuation of and claims priority to U.S. Patent Application Serial No. 10/158,505, filed May 29, 2002, entitled "Apparatus and Method for Generating Clock Signals" by inventors Benedict C. Lau and Stefanos Sidiropoulos, which is a continuation of and claims priority to U.S. Patent Application Serial No. 09/642,484, filed August 18, 2000, entitled "Apparatus and Method for Generating Multiple Clock Signals from A Single Loop Circuit", by inventors Benedict C. Lau and Stefanos Sidiropoulos, now issued as U.S. Patent No. 6,469,555.

TECHNICAL FIELD

The present invention relates to clock circuitry and, more particularly, to methods and circuits that generate clock signals indicating when to read and write data on a bus.

BACKGROUND

Clock signals are used in electrical circuits to control the flow of data on data communication busses and control the timing and processing of various functions. In particular systems, data is written to a data bus or read from the data bus based on the state of one or more clock signals. These clock signals are necessary to prevent "collision" of data, i.e., the simultaneous transmission of data by two different devices on the same data bus. The clock signals also ensure that the desired data is available on the data bus when read by a device.

Fig. 1 illustrates a particular example of a data storage system 100. A memory controller 102 controls the writing and reading of data to and from one or more memory storage modules 104, 106, and 108. Memory storage modules 104, 106, and 108 may contain any number of memory storage devices, such as random access memories (RAMs). The memory controller 102 and memory storage modules 104-108 are coupled to a data bus 110 and a clock signal transmitted on a pair of lines 112a and 112b. The clock signal may be single-ended or differential. The data bus 110 communicates data between the memory storage modules 104-108 and the memory controller 102. Lines 112a and 112b transmit a clock signal generated by a clock generator 120, coupled to line 112a. Line 112a is "looped back" to line 112b as it passes through memory controller 102. The clock signal carried by line 112a may be referred to as CTM (clock to master or clock to memory controller) and the clock signal carried by line 112b may be referred to as CFM (clock from master or clock from memory controller). Line 112b and each of the lines in data bus 110 are terminated through a resistor 114, which is coupled to Vcc.

Fig. 2 is a timing diagram illustrating the process for reading data from a data bus and writing data to a data bus, such as data bus 110 discussed above with respect to Fig. 1. The signal "BUS CLK" is the bus clock signal that sets the timing for data read and write operations on the data bus. In this example, BUS CLK is a square wave signal having a 50% duty cycle. Both edges of BUS CLK are centered on the corresponding data. Data is transmitted on the data bus corresponding to the rising edge of BUS CLK (referred to as "odd data") and corresponding to the falling edge of BUS CLK (referred to as "even data"). Thus,

1 data is transmitted twice during each cycle of BUS CLK plus an output driver
2 delay (T_{od}). A signal T-CLK, which identifies when data is transmitted on the
3 data bus, is 90 degrees ahead of BUS CLK. Another signal R-CLK, which
4 identifies when data is read from the data bus, is aligned with BUS CLK. A
5 DATA signal indicates when data is available on the data bus.

6 As shown in Fig. 2, the R-CLK signal is adjusted to account for the setup time
7 (T_{su}) necessary to communicate the appropriate data to the data bus. To ensure
8 that the edge of BUS CLK aligns with the center of the available data, the 90
9 degree center point of the data on the data bus must be T_{su} seconds before the
10 corresponding sampling edge of the internal R-CLK.

11 Fig. 3 illustrates a circuit 150 capable of generating the T-CLK and R-CLK
12 signals shown in Fig. 2. Circuit 150 is contained in a memory controller, such as
13 the memory controller shown in Fig. 1. The circuit 150 includes a first delay-
14 locked loop to generate R-CLK and includes a second delay-locked loop to
15 generate T-CLK. A clock amplifier 152 receives the BUS CLK signal, amplifies
16 the BUS CLK signal, and provides a differential signal having a 50% duty cycle
17 and the desirable common mode to a reference loop 154. Reference loop 154
18 creates a quadrature wave form and provides that signal to a pair of fine loop
19 circuits 156 and 166. Each fine loop circuit 156 and 166 forms part of a delay-
20 locked loop. Fine loop circuit 156, in combination with a clock buffer 158 and a
21 phase detector 164 form a first delay-locked loop, which generates the R-CLK
22 signal. Phase detector 164 identifies the current phase of the R-CLK signal and
23 provides an adjustment signal to fine loop circuit 156. This adjustment is
24 necessary to account for the setup time (T_{su}) necessary to communicate the
25

1 appropriate data to the data bus. The delay-locked loop created by fine loop 156,
2 clock buffer 158 and phase detector 164 ensures that the proper setup time T_{su} is
3 taken into account when generating the R-CLK signal. Thus, a receiver 160 will
4 retrieve data from a bus 162 at the appropriate time (i.e., at the center of the valid
5 data).

6 Fine loop circuit 166, in combination with a clock buffer 168, a delay
7 device 172, and a quadrature phase detector 174 form a second delay-locked loop,
8 which generates the T-CLK signal. Quadrature phase detector 174 creates the
9 necessary 90 degree shift of the T-CLK signal from the BUS CLK signal (see Fig.
10 2) by providing the appropriate adjustment signal to fine loop circuit 166.
11 Additionally, the adjustment signal provided by delay device 172 is necessary to
12 account for the output driver delay (T_{od}), discussed above. The delay-locked loop
13 created by fine loop 166, clock buffer 168, delay device 172, and quadrature phase
14 detector 174 creates the necessary alignment of data with the T-CLK signal. Thus,
15 an output driver 170 will drive data onto the bus 162 at the appropriate time.

16 The circuit described above with respect to Fig. 3 requires two separate
17 delay-locked loops to generate the R-CLK and the T-CLK signals. The use of two
18 delay-locked loops requires a significant amount of power and uses a significant
19 amount of layout area within the memory controller.

20 An improved architecture described herein addresses these and other
21 problems by simplifying the circuit that generates the R-CLK and the T-CLK
22 signals.
23
24
25

SUMMARY

The improved architecture discussed below generates the R-CLK and T-CLK signals using a single delay-locked loop. The use of a single delay-locked loop requires fewer components and reduces the power consumption of the circuit as compared to the circuit described above in Fig. 3. Additionally, the improved architecture requires less area within the memory controller.

In one embodiment, a delay-locked loop circuit generates a first clock signal. The delay-locked loop circuit includes a first delay element coupled in a feedback path of the delay-locked loop circuit to advance the first clock signal relative to a reference clock signal by a first time period. A second delay element is coupled to receive the first clock signal from the delay-locked loop circuit and to output a second clock signal that is delayed relative to the first clock signal by the first time period.

In another embodiment, the delay-locked loop circuit further includes a phase detector to identify phase differences between the first clock signal and the reference clock signal.

In one embodiment, the phase detector is an integration sampler to integrate the first clock signal against the reference clock signal.

In a described implementation, the delay-locked loop circuit includes a 180 degree phase shifter to adjust the phase of the first clock signal.

In a particular embodiment, a third delay element is coupled between the delay-locked loop circuit and the second delay element.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 illustrates a particular example of a data storage system.

Fig. 2 is a timing diagram illustrating the process for reading data from a data bus and writing data to a data bus, such as the data bus shown in Fig. 1.

Fig. 3 illustrates a circuit capable of generating the T-CLK and R-CLK signals shown in Fig. 2.

Fig. 4 illustrates an improved circuit capable of generating the T-CLK and R-CLK signals.

Fig. 5 is a timing diagram illustrating the timing of various signals in the circuit of Fig. 4.

Fig. 6 is a timing diagram illustrating the manner in which data is sampled using the circuit shown in Fig. 4.

Fig. 7 is a flow diagram illustrating a procedure for generating the T-CLK and R-CLK signals.

Fig. 8 is a flow diagram illustrating a procedure for generating multiple clock signals from a single reference clock signal using a single delay-locked loop.

Fig. 9 illustrates an alternate example of a data storage system.

Fig. 10 is a timing diagram illustrating various clock and data signals generated by the system shown in Fig. 8.

Fig. 11 illustrates another embodiment of a circuit containing a single delay-locked loop.

Fig. 12 illustrates a further embodiment of a circuit containing a single delay-locked loop in which the CTM and CFM signals are asynchronous.

DETAILED DESCRIPTION

An improved architecture is discussed herein for generating the R-CLK and T-CLK signals using a single delay-locked loop. The use of a single delay-locked loop requires fewer components, reduces the power consumption of the circuit, and requires less layout area within the memory controller.

Fig. 4 illustrates an improved circuit 200 capable of generating the T-CLK and R-CLK signals. In particular embodiments, circuit 200 is contained in a memory controller or other control device responsible for generating clock signals for accessing and/or communicating data. The circuit receives the BUS CLK signal, which is provided as a reference clock to a clock amplifier 202 and an integration sampler 204. Clock amplifier 202 amplifies the BUS CLK signal and provides the amplified signal to a reference loop 206. The reference loop 206 creates a quadrature wave form and provides the wave form to a fine loop circuit 208. The fine loop circuit 208 generates a single clock signal output that is provided to a delay circuit 212 and a 180 degree phase shift circuit 210. In an alternate embodiment of the invention, the 180 degree phase shift circuit 210 is located within the fine loop circuit 208. Delay circuit 212 compensates for the delay introduced into the signal by another delay circuit 218. Delay circuit 212 “compensates” for the delay by removing the delay introduced by delay circuit 218. Delay circuit 218 introduces the delay to compensate for the delay caused by an output driver 220 in making data available on the data bus. Delay circuits 212 and 218 may also be referred to as delay devices, delay elements, delay components, etc.

1 The output of delay circuit 212 is coupled to a clock buffer 216, the output
2 of which is the R-CLK signal. The R-CLK signal is provided to an integration
3 sampler 222. The output of the 180 degree phase shift circuit 210 is coupled to
4 another clock buffer 214, the output of which is the T-CLK signal. The T-CLK
5 signal is provided to the output driver 220 and delay circuit 218.

6 Since the clock signal is created and transmitted differentially, the 180
7 degree phase shift circuit 210 reverses the two clock signal conductors, thereby
8 shifting the phase of the clock signal by 180 degrees. This 180 degree phase shift
9 is necessary to maintain the relationship between the odd data and the even data
10 (see Fig. 2), where odd data is sampled on the rising edge of the clock signal and
11 the even data is sampled on the falling edge of the clock signal.

12 A delay-locked loop circuit is formed by fine loop circuit 208, 180 degree
13 phase shift circuit 210, clock buffer 214, delay circuit 218, and integration sampler
14 204. The delay circuit 218 compensates for the delay caused by the output driver
15 220. The output of delay circuit 218 is provided to the integration sampler 204,
16 the operation of which is discussed below. Since the delay circuit 218 is located in
17 the feedback path of the delay-locked loop circuit, the delay caused by delay
18 circuit 218 causes fine loop circuit 208 to advance the clock signal (T-CLK)
19 relative to the reference clock signal (i.e., BUS CLK). The clock signal is
20 advanced by a period equal to the delay caused by delay circuit 218.

21 Thus, as shown in Fig. 4, the circuit 200 includes a single delay-locked
22 loop, created by fine loop 208, 180 degree phase shift circuit 210, clock buffer
23 214, delay circuit 218, and integration sampler 204. Since delay-locked loops
24 consume a significant amount of power, the use of a single delay-locked loop
25

1 (rather than multiple delay-locked loops) significantly reduces the power
2 consumption of the memory controller.

3 Fig. 5 is a timing diagram illustrating the timing of various signals in the
4 circuit of Fig. 4. As shown in Fig. 5, the BUS CLK signal leads the R-CLK signal
5 by 90 degrees (i.e., the rising edge of BUS CLK occurs 90 degrees ahead of the
6 rising edge of R-CLK). The T-CLK signal is approximately 180 degrees out of
7 phase with the R-CLK signal. The T-CLK signal is offset slightly due to the delay
8 caused by the output driver (Tod).

9 Fig. 6 is a timing diagram illustrating the manner in which data is sampled
10 using the circuit shown in Fig. 4. The integration sampler 204 (Fig. 4) samples the
11 entire time period during which the data should be valid instead of sampling a
12 single point of data (e.g., at the center of the time during which the data should be
13 valid). Since the data is sampled for the time period the data should be valid, the
14 integration sampler 204 requires a clock that is aligned with the data being
15 sampled (i.e., aligned with the time periods during which the data should be valid).
16 For example, Fig. 6 shows the integration of the even data during the period in
17 which the even data is valid (i.e., when R-CLK is high). In this example, the
18 integration sampler 204 begins sampling the value of the even data on the rising
19 edge of R-CLK and continues sampling and integrating the sampled values until
20 the falling edge of R-CLK. When the falling edge of R-CLK is reached, the
21 integration sampler 204 determines the value of the data sampled, i.e., a logic "1"
22 or "0". Next, the integration sampler 204 begins sampling the value of the odd
23 data on the falling edge of R-CLK and continues sampling and integrating the
24 sampled values until the rising edge of R-CLK. At this point, the integration
25 sampler 204 determines whether a logic "1" or a logic "0" was sampled. The

1 integration sampler 204 then begins sampling the value of the even data, and
2 repeats this cycle of alternating between sampling of even data and odd data.

3 Fig. 7 is a flow diagram illustrating a procedure 315 for generating the T-
4 CLK and R-CLK signals. The procedure 315 is initiated by receiving a bus clock
5 signal (e.g., BUS CLK) from the bus (block 320). The bus clock signal is adjusted
6 based on information received from an integration sampler (block 322). The
7 adjusted bus clock signal is then processed along two parallel paths, one path
8 generates the T-CLK signal and the other path generates the R-CLK signal.

9 Along the first path, the clock signal is phase shifted by 180 degrees (block
10 324) and buffered (block 326). After buffering the clock signal, the procedure
11 outputs the T-CLK signal (block 328) and provides the same clock signal to a
12 block that delays the clock signal (block 330). The clock signal is delayed to
13 compensate for the delay caused by the output buffer. Next, the delayed clock
14 signal is integrated using an integration sampler (step 332). The integration results
15 are provided back to block 322, which adjusts the incoming bus clock signal based
16 on the integration results.

17 Along the second path, the clock signal is delayed (block 334) to
18 compensate for the delay caused by the output driver in making data available on
19 the data bus. Next, the delayed clock signal is buffered (block 336) and the
20 procedure outputs the R-CLK signal (block 338), for example to an integration
21 sampler. Thus, the procedure 315 shown in Fig. 7 generates both the T-CLK and
22 the R-CLK signals from a single bus clock signal. In a particular embodiment of
23 procedure 315, delays associated with blocks 328, 330, and 334 are
24 approximately equal. Similarly, delays associated with blocks 326 and 336 are
25 approximately equal.

1 In an alternate embodiment, the integration sampler 204 shown in Fig. 4
2 can be implemented as a quadrature phase detector.

3 Fig. 8 is a flow diagram illustrating a procedure 350 for generating multiple
4 clock signals from a single reference clock signal using a single delay-locked loop.
5 Procedure 350 begins by generating a first clock signal using a delay-locked loop
6 circuit (block 352). The first clock signal is then advanced relative to a reference
7 clock signal by a first time period using a first delay element coupled in the
8 feedback path of the delay-locked loop circuit (block 354). The procedure 350
9 generates a second clock signal that is delayed relative to the first clock signal by
10 the first time period using a second delay element coupled to receive the first clock
11 signal (block 356). Data is transmitted onto a data bus based on the state of the
12 first clock signal (block 358) and data is read from the data bus based on the state
13 of the second clock signal (block 360).

14 Fig. 9 illustrates an alternate example of a data storage system 400. Data
15 storage system 400 is similar to the system 100 illustrated in Fig. 1, but a pair of
16 clock lines 410 and 412 that propagate the CTM and CFM clock signals are
17 decoupled from one another. The CTM clock signal is generated by a clock
18 generator 414. A memory controller 402 receives CTM on line 410, which is
19 terminated through a resistor coupled to Vcc rather than looped-back to CFM, as
20 shown in Fig. 1. The CFM signal is generated by memory controller 402 on line
21 412. Memory controller 402 controls the reading of data from and the writing of
22 data to one or more memory storage modules 404, 406, and 408.

23 Fig. 10 is a timing diagram illustrating various clock and data signals
24 generated by the system shown in Fig. 9. In this example, the two clock signals
25 CTM and CFM are decoupled from one another, but are still in alignment with

1 each other at the memory controller. As shown in Fig. 10, the rising edge and the
2 falling edge of CFM or CTM corresponds to the end of one valid data window and
3 the beginning of another valid data window.

4 Fig. 11 illustrates another embodiment of a circuit 450 containing a single
5 delay-locked loop. The circuit 450 shown in Fig. 11 is similar to circuit 200
6 shown in Fig. 4, but modified to accommodate the different relationship of the
7 clock signals to the data. As discussed above, the CTM and CFM clock signals
8 are aligned with one another and the starting and ending points of a valid data
9 window align with a rising edge and a falling edge of CTM/CFM, or vice versa. A
10 clock amplifier 452 receives the CTM signal, and outputs a signal to a reference
11 loop 456 and a zero phase detector 454. The zero phase detector 454 is used
12 instead of an integration sampler or a quadrature phase detector because the clock
13 signals and the data are in phase alignment with one another (as shown in Fig. 10).

14 A fine loop 458 receives signals from the reference loop 456 and the zero
15 phase detector 454. Fine loop 458 outputs a signal to a 180 degree phase shifter
16 460 and a clock buffer 470. The phase-shifted signal generated by phase shifter
17 460 is provided to a Tod delay circuit 462 and continues to a clock buffer 464.
18 The output of clock buffer 464 is the R-CLK signal. The output of the clock
19 buffer is provided to the zero phase detector 454 and an integration sampler 466,
20 which receives data from a data bus 468. Thus, a delay-locked loop is created by
21 fine loop 458, 180 degree phase shift circuit 460, Tod delay circuit 462, clock
22 buffer 464, and zero phase detector 454.

23 The clock buffer 470 provides a buffered output signal to a pair of output
24 drivers 472 and 474, each of which include a Tod delay. The output signal
25 provided from the clock buffer 470 to output driver 474 is the T-CLK signal.

1 Output driver 472 generates a CFM signal and output driver 474 provides an
2 output signal to the data bus 468.

3 Fig. 12 illustrates a further embodiment of a circuit 500 containing a single
4 delay-locked loop in which the CTM and CFM signals are asynchronous (i.e.,
5 CTM and CFM are not in alignment with each another at the memory controller).
6 Circuit 500 is similar to circuit 450 in Fig. 11, but with several of the phase
7 shifting and delay components removed because when CFM and the data are in
8 alignment, no additional delays are required.

9 A clock amplifier 502 and a zero phase detector receive the CTM clock
10 signal. The output of clock amplifier 502 is provided to a reference loop 506. A
11 fine loop 508 receives signals from the reference loop 506 and the zero phase
12 detector 504. The output generated by fine loop 508 is provided to a clock buffer
13 510. The output of the clock buffer 510 is the T-CLK signal, which is the same as
14 the R-CLK signal in this circuit 500. The output of the clock buffer 510 is
15 provided to the zero phase detector 504, an integration sampler 512, and a pair of
16 output drivers 516 and 518. The integration sampler 512 receives data from a data
17 bus 514. Output driver 516 provides its output to data bus 514 and output driver
18 518 generates a CFM clock signal.

19 Thus, a system has been described that generates multiple clock signals
20 from a single bus clock signal. The described system uses a single delay-locked
21 loop to generate the multiple clock signals. Using a single delay-locked loop
22 reduces the number of components in the system, reduces the circuit's power
23 consumption, and requires a smaller layout area within the memory controller or
24 other device.

1 Although the description above uses language that is specific to structural
2 features and/or methodological acts, it is to be understood that the invention
3 defined in the appended claims is not limited to the specific features or acts
4 described. Rather, the specific features and acts are disclosed as exemplary forms
5 of implementing the invention.
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25